



TGD N-Channel Enhancement Mode Power MOSFET

Description

The TGD85H21C uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in automotive applications and a wide variety of other applications.

General Features




- $V_{DSS} = 85V, I_D = 210A$
- $R_{DS(ON)} < 5.5m\Omega @ V_{GS}=10V$
- Good stability and uniformity with high E_{AS}
- Special process technology for high ESD capability
- High density cell design for ultra low R_{dson}
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation

Application

- Automotive applications
- Hard switched and high frequency circuits
- Uninterruptible power supply

100% UIS TESTED!

100% ΔV_{ds} TESTED!

**Schematic diagram****pin assignment****TO-220-3L top view****Package Marking and Ordering Information**

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
85H21C	85H21C	TO-220	-	-	-

Absolute Maximum Ratings ($T_c=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DSS}	85	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	210 <small>(Note 5)</small>	A
Drain Current-Continuous($T_c=100^\circ C$)	$I_D (100^\circ C)$	148	A
Pulsed Drain Current	I_{DM}	850	A
Maximum Power Dissipation	P_D	300	W
Derating factor		2.0	W/ $^\circ C$
Single pulse avalanche energy <small>(Note 3)</small>	E_{AS}	1800	mJ
Peak Diode Recovery dv/dt <small>(Note 4)</small>	dv/dt	5	V/ns
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 175	$^\circ C$

**Thermal Characteristic**

Thermal Resistance,Junction-to-Case ^(Note 1)	R _{θJC}	0.5	°C/W
---------------------------------------------------------	------------------	-----	------

Electrical Characteristics (T_C=25°C unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V, I _D =250μA	85	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =85V, V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±200	nA
On Characteristics						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	2	3.2	4	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =40A	-	4.0	5.5	mΩ
Forward Transconductance	g _{FS}	V _{DS} =10V, I _D =20A	35	-	-	S
Dynamic Characteristics						
Input Capacitance	C _{iss}	V _{DS} =25V, V _{GS} =0V, F=1.0MHz	-	7600	-	PF
Output Capacitance	C _{oss}		-	720	-	PF
Reverse Transfer Capacitance	C _{rss}		-	346	-	PF
Switching Characteristics						
Turn-on Delay Time	t _{d(on)}	V _{DD} =40V, I _D =40A V _{GS} =10V, R _{GEN} =1.2Ω (Note2)	-	23	-	nS
Turn-on Rise Time	t _r		-	124	-	nS
Turn-Off Delay Time	t _{d(off)}		-	84	-	nS
Turn-Off Fall Time	t _f		-	78	-	nS
Total Gate Charge	Q _g	V _{DS} =40V, I _D =40A, V _{GS} =10V ^(Note2)	-	140	-	nC
Gate-Source Charge	Q _{gs}		-	40	-	nC
Gate-Drain Charge	Q _{gd}		-	57	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage	V _{SD}	V _{GS} =0V, I _S =40A	-	-	1.2	V
Reverse Recovery Time	t _{rr}	T _J = 25°C, IF = 40A di/dt = 100A/μs ^(Note2)	-	110	-	nS
Reverse Recovery Charge	Q _{rr}		-	300	-	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:


1. Surface Mounted on FR4 Board, t ≤ 10 sec.
2. Pulse Test: Pulse Width ≤ 400μs, Duty Cycle ≤ 2%.
3. EAS condition: T_j=25°C, V_{DD}=42.5V, V_G=10V, L=0.5mH, R_g=25Ω
4. ISD≤125A, di/dt≤260A/μs, VDD≤V(BR)DSS, T_J ≤175°C

Test Circuit


1) E_{AS} test circuit



2) Gate charge test circuit



3) Switch time test circuit



Typical Electrical and Thermal Characteristics




Figure 1 Output Characteristics




Figure 4 Rdson-JunctionTemperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 Rdson- Drain Current




Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds




Figure 10 BV_{DSS} vs Junction Temperature




Figure 8 Safe Operation Area




Figure 11 $V_{GS(th)}$ vs Junction Temperature




Figure 9 Power De-rating





Figure 12 Current De-rating




Square Wave Pulse Duration(sec)

Figure 11 Normalized Maximum Transient Thermal Impedance



TO-220-3L Package Information



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	4.400	4.600	0.173	0.181
A1	2.250	2.550	0.089	0.100
b	0.710	0.910	0.028	0.036
b1	1.170	1.370	0.046	0.054
c	0.330	0.650	0.013	0.026
c1	1.200	1.400	0.047	0.055
D	9.910	10.250	0.390	0.404
E	8.9500	9.750	0.352	0.384
E1	12.650	12.950	0.498	0.510
e	2.540 TYP.		0.100 TYP.	
e1	4.980	5.180	0.196	0.204
F	2.650	2.950	0.104	0.116
H	7.900	8.100	0.311	0.319
h	0.000	0.300	0.000	0.012
L	12.900	13.400	0.508	0.528
L1	2.850	3.250	0.112	0.128
V	7.500 REF.		0.295 REF.	
Φ	3.400	3.800	0.134	0.150