



## TGD N-Channel Enhancement Mode Power MOSFET

**Description**

The TGD3025G uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.




**General Features**

- $V_{DS} = 30V, I_D = 25A$
- $R_{DS(ON)} < 10m\Omega @ V_{GS}=10V$
- $R_{DS(ON)} < 14m\Omega @ V_{GS}=4.5V$
- High density cell design for ultra low  $R_{DS(on)}$
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high  $E_{AS}$
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

**Application**

- SMPS and general purpose applications
- Hard switched and high frequency circuits
- Uninterruptible power supply

**100% UIS TESTED!**

**Schematic diagram****pin assignment****DFN 5x6 EP top view****Package Marking and Ordering Information**

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
3025G	TGD3025G	DFN 5x6 EP	-	-	-

**Absolute Maximum Ratings ( $T_c=25^\circ C$  unless otherwise noted)**

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	30	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	25	A
Drain Current-Continuous( $T_c=100^\circ C$ )	$I_D (100^\circ C)$	17	A
Pulsed Drain Current	$I_{DM}$	50	A
Maximum Power Dissipation	$P_D$	30	W
Derating factor		0.24	W/ $^\circ C$
Single pulse avalanche energy (Note 5)	$E_{AS}$	70	mJ
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 150	$^\circ C$

**Thermal Characteristic**




Thermal Resistance,Junction-to-Case <sup>(Note 2)</sup>	R <sub>θJC</sub>	4.2	°C/W
---	------------------	-----	------





**Electrical Characteristics (T<sub>C</sub>=25°C unless otherwise noted)**


Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =250μA	30	33	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =30V, V <sub>GS</sub> =0V	-	-	1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	-	-	±100	nA
<b>On Characteristics</b> <sup>(Note 3)</sup>						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	1	1.6	3	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =10A	-	7.0	10	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =10A	-	10.5	14	
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> =5V, I <sub>D</sub> =20A	15	-	-	S
<b>Dynamic Characteristics</b> <sup>(Note 4)</sup>						
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> =15V, V <sub>GS</sub> =0V, F=1.0MHz	-	1530	-	PF
Output Capacitance	C <sub>oss</sub>		-	250	-	PF
Reverse Transfer Capacitance	C <sub>rss</sub>		-	198	-	PF
<b>Switching Characteristics</b> <sup>(Note 4)</sup>						
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> =15V, I <sub>D</sub> =10A V <sub>GS</sub> =10V, R <sub>GEN</sub> =1.8Ω	-	10	-	nS
Turn-on Rise Time	t <sub>r</sub>		-	8	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>		-	30	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	5	-	nS
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =15V, I <sub>D</sub> =9A, V <sub>GS</sub> =10V	-	15	-	nC
Gate-Source Charge	Q <sub>gs</sub>		-	3	-	nC
Gate-Drain Charge	Q <sub>gd</sub>		-	4.5	-	nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage <sup>(Note 3)</sup>	V <sub>SD</sub>	V <sub>GS</sub> =0V, I <sub>s</sub> =10A	-	0.85	1.2	V
Diode Forward Current <sup>(Note 2)</sup>	I <sub>s</sub>		-	-	25	A
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = 25°C, IF = 10A di/dt = 100A/μs <sup>(Note 3)</sup>	-	22	35	nS
Reverse Recovery Charge	Q <sub>rr</sub>		-	12	20	nC
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				


**Notes:**

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production
5. EAS condition: T<sub>j</sub>=25°C, V<sub>DD</sub>=15V, V<sub>G</sub>=10V, L=0.1mH, R<sub>g</sub>=25Ω


**Test Circuit**
**1) E<sub>AS</sub> Test Circuits**

**2) Gate Charge Test Circuit:**

**3) Switch Time Test Circuit:**


**Typical Electrical and Thermal Characteristics (Curves)**

**Figure 1 Output Characteristics**

**Figure 4 Rdson-Junction Temperature**

**Figure 2 Transfer Characteristics**

**Figure 5 Gate Charge**


**Figure 3 Rdson- Drain Current**

**Figure 6 Source- Drain Diode Forward**




**Figure 7 Capacitance vs Vds**




**Figure 9  $BV_{DSS}$  vs Junction Temperature**



**Figure 8 Safe Operation Area**




**Figure 10  $V_{GS(th)}$  vs Junction Temperature**



**Figure 11 Normalized Maximum Transient Thermal Impedance**



## DFN5X6-8L Package Information



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	0.900	1.000	0.035	0.039
A3	0.254REF.		0.010REF.	
D	4.944	5.096	0.195	0.201
E	5.974	6.126	0.235	0.241
D1	3.910	4.110	0.154	0.162
E1	3.375	3.575	0.133	0.141
D2	4.824	4.976	0.190	0.196
E2	5.674	5.826	0.223	0.229
k	1.190	1.390	0.047	0.055
b	0.350	0.450	0.014	0.018
e	1.270TYP.		0.050TYP.	
L	0.559	0.711	0.022	0.028
L1	0.424	0.576	0.017	0.023
H	0.574	0.726	0.023	0.029
θ	8°	12°	8°	12°