




## StarMOS<sup>T</sup> Power MOSFET

- Extremely high dv/dt capability
- Low Gate Charge Q<sub>g</sub> results in Simple Drive Requirement
- 100% avalanche tested
- Gate charge minimized
- Very low intrinsic capacitances
- Very good manufacturing repeatability



$$V_{DS} = 100V$$

$$I_{D25} = 9.2A$$

$$R_{DS(ON)} = 0.2 \Omega$$


### Description

StarMOS is a new generation of high voltage N-Channel enhancement mode power MOSFETs. This new technology minimises the JFET effect, increases packing density and reduces the on resistance. StarMOS also achieves faster switching speeds through optimised gate layout with planar stripe DMOS technology.

### Application

- Switching application

TO-220



Pin1-Gate  
Pin2-Drain  
Pin3-Source

### Absolute Maximum Ratings

	Parameter	Max	Units
$I_D@T_c=25^\circ C$	Continuous Drain Current, $V_{GS}@10V$	9.2	A
$I_D@T_c=100^\circ C$	Continuous Drain Current, $V_{GS}@10V$	6.5	
$I_{DM}$	Pulsed Drain Current ①	37	
$P_D@T_c=25^\circ C$	Power Dissipation	45	W
	Linear Derating Factor	0.3	W/°C
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$	V
$E_{AS}$	Single Pulse Avalanche Energy ②	113	mJ
$I_{AR}$	Avalanche Current ①	9.2	A
$E_{AR}$	Repelitive Avalanche Energy ①	4.5	mJ
dv/dt	Peak Diode Recovery dv/dt ③	6.5	V/ns
$T_J$	Operating Junction and	- 55 to +175	°C
$T_{STG}$	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300(1.6mm from case)	
	Mounting Torque, 6-32 or M3 screw	10 lbf.in(1.1N.m)	


### Thermal Resistance

	Parameter	Min.	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-case	—	—	3.31	°C/W
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	—	0.50	—	
$R_{\theta JA}$	Junction-to-Ambient	—	—	62.5	



**Electrical Characteristics @T<sub>J</sub>=25°C(unless otherwise specified)**

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	100	—	—	V	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA
ΔV <sub>(BR)DSS</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temp.Coefficient	—	0.12	—	V/°C	Reference to 25°C, I <sub>D</sub> =1mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-resistance	—	—	0.2	Ω	V <sub>GS</sub> =10V, I <sub>D</sub> =4.6A ④
V <sub>GS(th)</sub>	Gate Threshold Voltage	2.0	—	4.0	V	V <sub>DS</sub> =5V, I <sub>D</sub> =250μA
g <sub>fs</sub>	Forward Transconductance	—	6.35	—	S	V <sub>DS</sub> =40V, I <sub>D</sub> =4.6A
I <sub>DSS</sub>	Drain-to-Source Leakage current	—	—	10	μA	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V
		—	—	100		V <sub>DS</sub> =80V, V <sub>GS</sub> =0V, T <sub>C</sub> =150°C
I <sub>GSS</sub>	Gate-to-Source Forward leakage	—	—	100	nA	V <sub>GS</sub> =20V
	Gate-to-Source Reverse leakage	—	—	-100		V <sub>GS</sub> =-20V
Q <sub>g</sub>	Total Gate Charge	—	16	22	nC	I <sub>D</sub> =9.2A
Q <sub>gs</sub>	Gate-to-Source charge	—	2.7	—		V <sub>DS</sub> =80V
Q <sub>gd</sub>	Gate-to-Drain("Miller") charge	—	7.8	—		V <sub>GS</sub> =10V
t <sub>d(on)</sub>	Turn-on Delay Time	—	9	13	nS	V <sub>DD</sub> =50V
t <sub>r</sub>	Rise Time	—	30	63		I <sub>D</sub> =9.2A
t <sub>d(off)</sub>	Turn-Off Delay Time	—	18	70		R <sub>G</sub> =18Ω
t <sub>f</sub>	Fall Time	—	20	59		
L <sub>D</sub>	Internal Drain Inductance	—	5.0	—	nH	Between lead, 6mm(0.25in.) from package and center of die contact
L <sub>S</sub>	Internal Source Inductance	—	13	—		
C <sub>iss</sub>	Input Capacitance	—	370	480	pF	V <sub>GS</sub> =0V
C <sub>oss</sub>	Output Capacitance	—	95	110		V <sub>DS</sub> =25V
C <sub>rss</sub>	Reverse Transfer Capacitance	—	38	45		f=1.0MHz



**Source-Drain Ratings and Characteristics**

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I <sub>S</sub>	Continuous Source Current (Body Diode)	—	—	9.2	A	MOSFET symbol showing the integral reverse p-n junction diode.
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ①	—	—	37		
V <sub>SD</sub>	Diode Forward Voltage	—	—	1.5	V	T <sub>J</sub> =25°C, I <sub>S</sub> =9.2A, V <sub>GS</sub> =0V ④
t <sub>rr</sub>	Reverse Recovery Time	—	98	—	nS	T <sub>J</sub> =25°C, I <sub>F</sub> =9.2A
Q <sub>rr</sub>	Reverse Recovery Charge	—	0.34	—	nC	di/dt=100A/μs ④
t <sub>on</sub>	Forward Turn-on Time	Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> + L <sub>D</sub> )				

**Notes:**

① Repetitive rating;pulse width limited by max.junction temperature(see figure 11)

② L =2mH, I<sub>AS</sub> = 9.2 A, V<sub>DD</sub> = 25V, R<sub>G</sub> = 27Ω, Starting T<sub>J</sub> = 25°C

③ I<sub>SD</sub>≤9.2A, di/dt≤300A/μ S, V<sub>DD</sub>≤V<sub>(BR)DSS</sub>, T<sub>J</sub>=25°C

④ Pulse width=250 μ S; duty cycle≤2%