



StarMOS^T Power MOSFET

- Extremely high dv/dt capability
- Low Gate Charge Qg results in Simple Drive Requirement
- 100% avalanche tested
- Gate charge minimized
- Very low intrinsic capacitances
- Very good manufacturing repeatability



V_{DSS} = 650V
I_{D25} = 9.5A
R_{DS(ON)} = 0.73 Ω

TO-220



Pin1-Gate
Pin2-Drain
Pin3-Source

Description

StarMOS is a new generation of high voltage N-Channel enhancement mode power MOSFETs. This new technology minimises the JFET effect, increases packing density and reduces the on-resistance. StarMOS also achieves faster switching speeds through optimised gate layout with planar stripe DMOS technology.

Application

- Switching application

Absolute Maximum Ratings

	Parameter	Max.	Units
I _D @T _c =25°C	Continuous Drain Current,V _{GS} @10V	9.5	A
I _D @T _c =100°C	Continuous Drain Current,V _{GS} @10V	5.7	
I _{DM}	Pulsed Drain Current ①	38	
P _D @T _c =25°C	Power Dissipation	156	W
	Linear Derating Factor	1.25	W/°C
V _{GS}	Gate-to-Source Voltage	±30	V
E _S	Single Pulse Avalanche Energy ②	700	mJ
I _{AR}	Avalanche Current ①	9.5	A
E _{AR}	Repetitive Avalanche Energy ①	15.6	mJ
dv/dt	Peak Diode Recovery dv/dt ③	4.5	V/ns
T _J	Operating Junction and	-55 to +150	°C
T _{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds		
	Mounting Torque,6-32 or M3 screw	10 lbf.in(1.1N.m)	

Thermal Resistance

	Parameter	Min.	Typ.	Max.	Units
R _{JC}	Junction-to-case	—	—	0.8	°C/W
R _{CS}	Case-to-Sink,Flat,Greased Surface	—	0.50	—	
R _{JA}	Junction-to-Ambient	—	—	62.5	



Taiwan Goodark Technology Co.,Ltd

SSFP10N65

Electrical Characteristics @ $T_J=25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	650	—	—	V	$V_{GS}=0V, I_D=250\mu\text{A}$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp.Coefficient	—	0.7	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D=250\mu\text{A}$
$R_{DS(on)}$	Static Drain-to-Source On-resistance	—	0.6	0.73	Ω	$V_{GS}=10V, I_D=4.75A$ ④
$V_{GS(th)}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$
g_{fs}	Forward Transconductance	—	8.0	—	S	$V_{DS}=40V, I_D=4.75A$
I _{oss}	Drain-to-Source Leakage current	—	—	1	μA	$V_{DS}=650V, V_{GS}=UV$
		—	—	10	μA	$V_{DS}=480V, V_{GS}=0V, T_J=150^\circ\text{C}$
I _{oss}	Gate-to-Source Forward leakage	—	—	100	nA	$V_{GS}=30V$
	Gate to Source Reverse leakage	—	—	100	nA	$V_{GS}=-30V$
Q _g	Total Gate Charge	—	44	57	nC	I _D =9.5A
Q _{gs}	Gate-to-Source charge	—	6.7	—		$V_{DS}=480V$
Q _{gd}	Gate-to-Drain("Miller") charge	—	18.5	—		$V_{GS}=10V$
t _{d(on)}	Turn-on Delay Time	—	23	55	nS	$V_{DD}=300V$
t _r	Rise Time	—	69	150		I _D =9.5A
t _{d(off)}	Turn-Off Delay Time	—	144	300		R _G =25Ω
t _f	Fall Time	—	77	165		
L _D	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm(0.25in.) from package and center of die contact
L _S	Internal Source Inductance	—	1.5	—		
C _{iss}	Input Capacitance	—	1570	2040	pF	$V_{GS}=0V$
C _{oss}	Output Capacitance	—	166	215		$V_{DS}=25V$
C _{rss}	Reverse Transfer Capacitance	—	18	24		$f=1.0\text{MHz}$



Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I _s	Continuous Source Current (Body Diode)	—	—	9.5	A	MOSFET symbol showing the integral reverse p-n junction diode.
I _{SM}	Pulsed Source Current (Body Diode) ①	—	—	38		
V _{SD}	Diode Forward Voltage	—	—	1.4	V	$T_J=25^\circ\text{C}, I_S=9.5A, V_{GS}=0V$ ④
t _{rr}	Reverse Recovery Time	—	420	—	nS	$T_J=25^\circ\text{C}, I_F=9.5A$
Q _{rr}	Reverse Recovery Charge	—	4.2	—	nC	$dI/dt=100A/\mu\text{s}$ ④
t _{on}	Forward Turn-on Time	Intrinsic turn-on time is negligible (turn-on is dominated by L _S + L _D)				

Notes:

① Repetitive rating,pulse width limited by max.junction temperature

② L = 14.2mH, I_{AS} =9.5 A, V_{DD} = 50V, R_G = 25 Ή, Starting T_J = 25°C

③ I_{SD}≤9.5A, dI/dt≤200A/ μ S, V_{DD}≤V_{(BR)DSS}, T_J≤25° C

④ Pulse width≤300 μ S; duty cycle≤2%